Summary written by USA Jobs 24 from Cadence's advert and our data on 17,030 current US jobs. How we check every job
At a glance
Cadence is hiring a Lead C++ Software Engineer - Palladium Emulation Platform in San Jose, CA. It is a full-time role in Hardware & Semiconductors, asking for at least 2 years of experience, first listed on November 3. The advertised pay is $119,000–$221,000 a year. The description mentions C++, Linux, Verilog and SystemVerilog. Cadence has 99 other openings in the US, 76 of them in San Jose, CA. Across all employers on USA Jobs 24 there are 60 Hardware & Chips openings in San Jose, CA today; the typical one asks for 8 years and advertises about $195,000 a year at the midpoint.
How the pay compares
Cadence advertises $119,000 to $221,000 a year, a midpoint of $170,000 a year. Where an offer lands in a range usually depends on experience and on the exact location. That is lower than about 77% of the 86 hardware & chips jobs in California that publish a yearly rate on USA Jobs 24, where the typical midpoint is $197,000 a year. To see roughly what this leaves after federal and California tax, try our take-home pay calculator.
Skills in this advert
How often each skill named in this advert appears across the 290 hardware & chips jobs we list today. Linux is the most widely requested (15% of jobs), while SystemVerilog is the least common (13%). Widely requested skills are what employers expect as a baseline; rarer ones show what is special about this job.
Paste your resume and this advert into our resume match tool to see which of these words your resume already covers.
Before you apply
- Check it is still open. We found this job on Cadence's Workday site on November 3 and checked it again November 4, 5:17 AM ET. When an employer takes a job down, we remove it at our next daily update.
- Check the location works for you. This role is based in San Jose, CA. If you would need to move, ask whether relocation help is offered.
- Match the experience. The advert asks for at least 2 years of experience. If you are a little short, a close match on the skills in the advert can still win an interview.
- Tailor your resume. Use the advert's own words, such as C++, Linux and Verilog, wherever they are true for you. Our resume guide shows how.
- Know your number. Decide the lowest offer you would accept before the first call. Our salary negotiation guide explains how to ask for more.
- Apply only through Cadence's own site. Our Apply button goes straight to Cadence's Workday page. If anyone contacts you about this job and asks for money, gift cards or bank details, stop and check it with our scam checker. Read how to spot a fake job offer.
About hiring at Cadence
Cadence has 100 openings on USA Jobs 24 today across 6 states. Most are in software & IT (45), hardware & chips (20) and sales & BD (5). The biggest locations are San Jose, CA (77), Austin, TX (20) and Cary, NC (7). None of them is fully remote, 6% are open to entry-level candidates and 80% show pay. We collect Cadence's jobs every day straight from its own careers system (Workday), never from job boards or agencies.
The employer's advert
This is Cadence's own description of the job, copied word for word from its careers site. We have not edited it.
Show the full advert from CadenceHide the advert283 words
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
The Cadence Palladium Platform is world most scalable emulation system that verifies most of the latest design innovations in electronics worldwide. We are looking for a talented engineer to join our team and contribute to the world’s fastest emulator compiler development. You’ll have a great opportunity to make a difference by applying your creativity and problem-solving skills, learn and/or apply multi-threading/distributed computing to solve large scale compile problems such logic optimization, partitioning and scheduling.
The job is located in the heart of Silicon Valley, San Jose, CA.
Strong understanding of software data structure and algorithms and proficiency in C/C++ are basic job requirements.
Requirements
- MS. With 2 year experience or Ph.D in engineering, computer science or related field.
- Strong understanding of data structures, algorithms and databases.
- Demonstrated proficiency in C++, gdb debugging, and general software development skills
- Familiarity with Linux/Unix development.
- Exposure to build and version-control systems.
- Coursework in Hardware Descript Language, such as Verilog, SystemVerilog, VHDL.
- Exposure to electronic design platforms.
The annual salary range for California is $119,000 to $221,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
USA Jobs 24 copied this listing from Cadence's official careers site on November 3, 2026 and checked it again November 4, 5:17 AM ET. Cadence will never ask you to pay to apply or to buy equipment with a check they send you. If anyone does, it is a scam.
Something wrong with this listing? Tell us and we will look into it.
Get hardware & chips jobs in California by email
Similar hardware & chips jobs in San Jose, CA
Lead Product Engineer
Cadence
You will join the team that enables and certifies the Cadence Innovus Platform on leading-edge foundry process technologies.
- San Jose, CA
- $119,000–$221,000 a year
NewHardware Engineer
Cisco
As a Senior Hardware Design Engineer, you will serve as a technical lead for the development of Cisco's next-generation security hardware appliances.
- San Jose, CA
- $154,900–$225,300 a year
NewHardware Engineer PhD Co-op - United States
Cisco
Assist with the design and validation of a server sub-system. Ensure design meets functional specs. Work independently on assigned tasks.
- San Jose, CA
- Hybrid
New Entry levelASIC Power Design Engineer II (Full Time) - United States
Cisco
Implement and optimize low-power design methodologies (clock gating, power gating, multi-Vt, dynamic voltage and frequency scaling, and UPF/CPF power intent).
- San Jose, CA
- Hybrid
- $125,700–$203,100 a year
NewSr. ASIC Design Verification Engineer
Cisco
Participate in the ASIC design verification for Cisco high-end switching products. Architect, develop, and maintain block, cluster, and top-level Design Verification (DV) environment…
- San Jose, CA
- $167,700–$245,200 a year
New