Summary written by USA Jobs 24 from Marvell's advert and our data on 17,030 current US jobs. How we check every job
At a glance
Marvell is hiring a Principal Product Engineer – AI Cloud & Data Center in Santa Clara, CA. It is a full-time role in Hardware & Semiconductors, asking for at least 10 years of experience, first listed on November 1. The description mentions Statistics. Marvell has 99 other openings in the US, 85 of them in Santa Clara, CA. Across all employers on USA Jobs 24 there are 60 Hardware & Chips openings in Santa Clara, CA today; the typical one asks for 10 years and advertises about $213,000 a year at the midpoint.
How the pay compares
Marvell has not published pay for this job, or we could not find it in the advert. Of the 176 hardware & chips jobs in California on USA Jobs 24, 50% show pay, and the typical yearly midpoint among them is $197,000. That gives you a fair starting point when the subject comes up. California has a pay transparency law that requires most employers to give a pay range for jobs there, so it is reasonable to ask the recruiter for it.
Skills in this advert
How often each skill named in this advert appears across the 290 hardware & chips jobs we list today.
Paste your resume and this advert into our resume match tool to see which of these words your resume already covers.
Before you apply
- Check it is still open. We found this job on Marvell's Workday site on November 1 and checked it again November 4, 5:17 AM ET. When an employer takes a job down, we remove it at our next daily update.
- Check the location works for you. This role is based in Santa Clara, CA. If you would need to move, ask whether relocation help is offered.
- Match the experience. The advert asks for at least 10 years of experience. If you are a little short, a close match on the skills in the advert can still win an interview.
- Tailor your resume. Use the advert's own words, such as Statistics, wherever they are true for you. Our resume guide shows how.
- Apply only through Marvell's own site. Our Apply button goes straight to Marvell's Workday page. If anyone contacts you about this job and asks for money, gift cards or bank details, stop and check it with our scam checker. Read how to spot a fake job offer.
About hiring at Marvell
Marvell has 100 openings on USA Jobs 24 today across 8 states. Most are in software & IT (34), hardware & chips (30) and data & AI (9). The biggest locations are Santa Clara, CA (86), Irvine, CA (13) and Austin, TX (7). 1% of them are remote, 15% are open to entry-level candidates and 1% show pay. We collect Marvell's jobs every day straight from its own careers system (Workday), never from job boards or agencies.
The employer's advert
This is Marvell's own description of the job, copied word for word from its careers site. We have not edited it.
Show the full advert from MarvellHide the advert867 words
About Marvell
Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
The Networking and Compute Product Engineering organization at Marvell serves as a core technical leadership function during product development and NPI. The team operates across multiple business units and works closely with design engineering, operations, program management, quality, and leadership to guide technologies from early development into production ready silicon.Product Engineering is responsible for ensuring technical rigor, manufacturability, and readiness for customer deployment. The function exists to connect architecture, silicon behavior, manufacturing reality, and business constraints, and to drive teams toward the technical decisions required for successful productization.
The organization plays a key role in enabling next-generation compute and AI-driven infrastructure, supporting products deployed at scale across hyperscale data centers and emerging AI workloads.
What You Can Expect
In this role, you will...
- Drive technical leadership from development through production, ensuring decisions support robust, scalable productization
- Serve as a primary technical stakeholder during NPI, guiding teams through characterization, debug, qualification, and readiness discussions
- Align and influence cross‑functional engineering teams toward technically sound, full‑closure solutions during complex problem‑solving efforts
- Define, quantify, and defend product quality, reliability, performance, and cost targets based on data and system‑level impact
- Lead technical risk assessments and tradeoff discussions, driving clarity and direction across engineering, operations, and management
- Represent Product Engineering in customer interactions and internal leadership forums, clearly articulating status, risk, and recommended paths forward
What We're Looking For
Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience. OR Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.
- Deep understanding of the end‑to‑end product lifecycle, with the ability to drive technical decisions that enable scalable productization
- Strong expertise in structured problem solving and Root Cause Analysis across silicon, test, and manufacturing environments
- Proven ability to translate complex technical data and analytics into clear, executive‑level narratives and recommendations
- Hands‑on experience using ATE for silicon characterization, analysis, and debug; experience with 93K or Teradyne Tester platform is strongly preferred
- Solid foundation in applied statistics for product characterization, yield improvement, and quality analysis
- Working knowledge of data analytics and visualization tools such as JMP and SiliconDash or equivalent platforms
- Strong planning and prioritization skills across multiple parallel efforts; interest in process automation and workflow optimization is a plus
Expected Base Pay Range (USD)
136,880 - 205,000, $ per annumThe successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers, ensuring you are rewarded for your contributions and remain invested in the company's long-term success.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-TM1USA Jobs 24 copied this listing from Marvell's official careers site on November 1, 2026 and checked it again November 4, 5:17 AM ET. Marvell will never ask you to pay to apply or to buy equipment with a check they send you. If anyone does, it is a scam.
Something wrong with this listing? Tell us and we will look into it.
Get hardware & chips jobs in California by email
Similar hardware & chips jobs in Santa Clara, CA
Principal Analog/Mixed Signal CAD Engineer
Marvell
BSEE with 10–15 years of professional experience, or MS/PhD in Electrical Engineering with 5–10 years of industry experience.
- Santa Clara, CA
- 10+ yrs
NewHardware Signal Integrity Intern, MS - Summer 2027
Marvell
Currently enrolled in a Bachelors or Master's Degree in CS/EE, or a related field with an expected graduation date of Fall 2027 – Summer 2028
- Santa Clara, CA
New InternshipPhysical Design Clocking Engineer
Intel
As a Physical Design Engineer, you will play a critical role in the implementation of custom IP and SoC designs, transforming RTL to GDS to produce design databases ready for manufacturing.
- Santa Clara, CA
- $105,650–$149,150 a year
New Entry levelSenior DFT Design Engineer
Intel
We are looking for Senior DFT Design Engineers to join our team who are ready to make significant impacts in graphics and visual computing.
- Santa Clara, CA; Phoenix, AZ
- $141,910–$172,860 a year
NewDirector, Hardware Lifecycle Engineering
Johnson & Johnson
The Robotics and Digital solutions (RAD) group, part of the Johnson & Johnson family of companies, is recruiting for a Director of Hardware Lifecycle Engineering for the Robotics and Digital…
- Santa Clara, CA
- $189,000–$325,450 a year
New